Con esta herramienta te facilitamos un acceso a todas las ofertas y demandas de tecnología europeas y a búsquedas de socios para participar en propuestas europeas de I+D publicadas en la red Enterprise Europe Network, pudiendo filtrar los resultados para facilitar las búsquedas más acordes con tus necesidades.

¿Quieres recibir estos listados de oportunidades de colaboración en tu correo de forma periódica y personalizada? Date de alta en nuestro Boletín

Los términos de búsqueda han de ser en inglés.

Electronic device and methodology for computing trigonometric functions

Resumen

Tipo:
Oferta Tecnológica
Referencia:
TOES20210521001
Publicado:
01/06/2021
Caducidad:
02/06/2022
Resumen:
A Spanish research team has developed an electronic device and methodology for computing trigonometric functions and digital processing of signal and images. This innovation reduces the size of multipliers and memories used to store pre-calculated values. It has application in the manufacturing industry of electronics and/or computer devices that require the calculation of trigonometric functions (digital processing of signals, images, radar...). They´re interested in license agreements.

Details

Tittle:
Electronic device and methodology for computing trigonometric functions
Summary:
A Spanish research team has developed an electronic device and methodology for computing trigonometric functions and digital processing of signal and images. This innovation reduces the size of multipliers and memories used to store pre-calculated values. It has application in the manufacturing industry of electronics and/or computer devices that require the calculation of trigonometric functions (digital processing of signals, images, radar...). They´re interested in license agreements.
Description:
The computation of the sine and cosine functions is required in devices ranging from application specific signal processors to general purpose floating point units. Even in the latter case, the required functionality can be reduced to computing the sine and/or cosine of multiples of a constant angle.

The latency of a sine/cosine generator can be reduced by using look-up tables. However, a direct implementation with look-up tables may be unfeasible if the input space is huge. In such a case, look-up tables with a number of entries lower than the size of the input space can be used indirectly. In previously published methods, the reduction in the number of table entries is obtained at the expense of increasing the table width and the computational cost. This can be palliated by using a by using a sine/complement generator.

It is possible to compute the sine and the complement of the cosine of the sum of two angles, A and B, from the sines and complements of the cosines of those angles by using a functional unit called a trigonometric adder. Trigonometric adders enable the implementation of a sine/complement generator using a tree structure similar.

At this point, a research team from a Southern Spanish University has patented an invention that makes it possible to reduce the size of the look-up tables as well as the required multiplications of sine/cosine generators.

The device, object of this invention, can be considered a trigonometric adder that allows to calculate trigonometric functions of the sum of two angles.

This technology has application to those fields that require computing trigonometrics like digital signal processing, video processing, radar, sonar, radio astronomy and/or power line communications...

The Spanish team is interested in getting in contact with industrial partners active in the field of electronics for a license agreement.
The potential partner would obtain the right to exploit this patent.
Advantages and Innovations:
Advantages
This invention generates significant advantages if a sine/cosine generator or a branch of it is quadrant restricted. In this case, it should be implemented employing a complement generator.
The contribution of the invention/patent is as follows:
· The smearing problems are lessened.
· It makes is possible to reduce the size of the multipliers.
· It makes is possible to reduce the size of the memories used to store precalculated values.

Innovations
The proposed invention has been used to implement several twiddle factor generators and has enabled the number of hardware DSP (Digital Signal Processing) blocks required to be reduced by between 25% and 44% respect to previous table based techniques. Also, these implementations are about 50% faster than those based on Volder´s algorithm.
Stage of Development:
Field tested/evaluated
IPs:
Patents granted
CommeR Statunts Regarding IPR Status:
Spanish patent granted.

Partner sought

Type and Role of Partner Sought:
It is sought an industry active in the field of manufacturing industry of electronics and/or computer devices.

The team is interested in a license agreement with the potential industrial partner. They would be provided with the rights for exploitation of the patent,.

Client

Type and Size of Client:
University
Already Engaged in Trans-National Cooperation:
No
Languages Spoken:
English

Keywords

Technology Keywords:
01006012 Description Image/Video Computing
01002003 Electronic engineering
01006009 Procesado de señales
01006006 Radar
01006002 Tecnologías de banda ancha