Con esta herramienta te facilitamos un acceso a todas las ofertas y demandas de tecnología europeas y a búsquedas de socios para participar en propuestas europeas de I+D publicadas en la red Enterprise Europe Network, pudiendo filtrar los resultados para facilitar las búsquedas más acordes con tus necesidades.

¿Quieres recibir estos listados de oportunidades de colaboración en tu correo de forma periódica y personalizada? Date de alta en nuestro Boletín

Los términos de búsqueda han de ser en inglés.

Sistema y método de optimización de anchos de palabra de circuitos digitales mediante simulaciones bit-true

Resumen

Tipo:
Oferta Tecnológica
Referencia:
TOES20160407001
Publicado:
14/04/2016
Caducidad:
14/04/2017
Resumen:
Dos universidades españolas han desarrollado y obtenido la patente de un nuevo método para acelerar el proceso de optimización de anchos de palabra en el diseño de circuitos digitales mediante simulaciones bit-true. Gracias al uso de esta nueva técnica, la optimización se acelera varios órdenes de magnitud. De esta forma el diseño de circuitos, que con los métodos tradicionales requiere tiempos de optimización extremadamente largos, puede realizarse en un tiempo razonable. Las universidades buscan socios con el fin de establecer acuerdos de licencia o cooperación técnica.

Details

Tittle:
System and method for word-length optimization of digital circuits using bit-true simulations
Summary:
Two Spanish universities have developed and patented a new method for accelerating the word-length optimization process in the design of digital circuits. Using the new technique, the optimization is sped up by several orders of magnitude. In this way, the design of circuits that would require extremely long optimization times by means of traditional methods, can now be addressed within a reasonable time. They are interested in licensing agreements or technical cooperation.
Description:
A research group from 2 different spanish universities have created a solution to improve the word-length optimization process in the desing of digital circuits.

The calculation of the optimum word-length (number of bits in each variable, or signal, that minimizes the cost of the circuit while maintaining the level of quality required) is one of the most important stages in the design of an application specific digital circuit. A thorough optimization can reduce area and power consumption, and, at the same time, increase the processing speed. However, it is a complex problem which needs a high computation time, thus, making it unfeasible to find the global optimum for many complex circuits.

They offer a new optimization technique based on bit-true simulation which allows finding the global word-length combination using much less time than traditional methods. The proposed method makes use of a programmable hardware device (FPGA) to simulate the target design with different combinations of word-lengths but withouth reconfiguring this device.

The proposed solution could be applied to optimizing any specific application digital circuits or soft-core, and for any application field whether either floating- or fixed-point computation are involved. Furthermore, because it is at the logic level design, it is useful for either application-specific integrated circuit (ASIC) or FPGA solutions.

They are interested in licensing agreement or technical cooperation with companies developing electronic design automation (EDA) tools to include this methods in their portfolio or companies developing application specific digital designs to enhance their circuits by using this new technique.
Advantages and Innovations:
-Implementation of electronic design automation (EDA) tools.

-Implementation of application specific digital systems based on numerical computation, for example: digital signal processing (DSPs), communications, image processing, audio, video, vision, graphics processing, medical, simulation of physical systems, industrial control, automation, automotive, neural networks, robotics, consumer electronics, etc.

-Implementation of specialized IP-cores (fast Fourier transform FFT, discrete cosine transform DCT, filters, floating-point units FP-units, ...)
Stage of Development:
Field tested/evaluated
IPs:
Patent(s) applied for but not yet granted
CommeR Statunts Regarding IPR Status:
Spanish patent application (Priority date: 18/06/2015)

Partner sought

Type and Role of Partner Sought:
- Type of partner sought: Industries manufacturing integrated circuits, companies developing SoC (system on a chip), or IP-cores, companies developing EDA tools for VLSI (very-large-scale integration) design, industries using application specific digital circuits,...

- Specific area of activity of the partner: any area related to or involved on digital processing.

- Task to be performed:

Arangement of a licensing agreement.

Co-working for the development and adaptation of the innovative solution to their requirements through a technical cooperation agreement.

Client

Type and Size of Client:
University
Already Engaged in Trans-National Cooperation:
No
Languages Spoken:
English
Spanish

Keywords

Technology Keywords:
01002004 Embedded Systems and Real Time Systems
01001002 Sistemas digitales, representación digital